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We have used a multi-scale physics-based model to predict how the grain size and different grain
boundary morphologies of polycrystalline graphene will impact the performance metrics of
graphene field-effect transistors. We show that polycrystallinity has a negative impact on the
transconductance, which translates to a severe degradation of the maximum and cutoff frequencies.
On the other hand, polycrystallinity has a positive impact on current saturation, and a negligible
effect on the intrinsic gain. These results reveal the complex role played by graphene grain
boundaries and can be used to guide the further development and optimization of graphene-based
electronic devices.VC 2014 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4863842]
In the effort to successfully realize next-generation tech-
nologies based on graphene field-effect transistors (GFETs),
theory and device modeling will play a crucial role.
Specifically, it is important to develop models that can accu-
rately describe both the electrostatics and the current-voltage
(I-V) characteristics of graphene-based electronic devices.1–10
This capability will enable device design optimization and
performance projections, will permit benchmarking of
graphene-based technology against existing ones,11,12 and will
help to explore the feasibility of analog/RF circuits based on
graphene.13–15 Ultimately, graphene-based devices could pro-
vide new or improved functionality with respect to existing
technologies, such as those based on silicon or III-V materials.
The chemical vapor deposition (CVD) technique for
growing wafer-scale graphene on metallic substrates16–19
produces a polycrystalline pattern. This is because the
growth of graphene is simultaneously initiated at different
nucleation sites, leading to samples with randomly distrib-
uted grains of varying lattice orientations.20 It has recently
been predicted that the electronic properties of polycrystal-
line graphene differ from those of pristine graphene (PG),
where the mobility scales linearly with the average grain
size.21 Based on these results, we report on how the elec-
tronic properties of polycrystalline graphene (Poly-G) impact
the behavior of graphene-based devices. Specifically, we
concentrate our study on the effect that Poly-G has on the
gate electrostatics and I-V characteristics of GFETs. We find
that the source-drain current and the transconductance are
proportional to the average grain size, indicating that these
quantities are hampered by the presence of grain boundaries
(GBs) in the Poly-G. However, our simulations also show
that current saturation is improved by the presence of GBs,
and the intrinsic gain is insensitive to the grain size. These
results indicate that GBs play a complex role in the behavior
of graphene-based electronics, and their importance depends
on the application of the device.
The starting point of our study is the characterization of a
large-area model of disordered Poly-G samples, containing
hundreds of thousands atoms and described by varying grain
misorientation angles, realistic carbon ring statistics, and unre-
stricted GB structures, based on the method reported in Ref.
22. To calculate the electronic and transport properties, we
used a tight-binding (TB) Hamiltonian and an efficient quan-
tum transport method,23,24 which is particularly well-suited
for large samples of disordered low-dimensional systems. The
transport calculations were based on a real-space order-N
quantum wave packet evolution approach, which allowed
us to compute the Kubo-Greenwood conductivity r Eð Þ
¼ e2
4
DOSpG Eð Þ limt!1 @DX
2 E;tð Þ
@t , where DOSpG Eð Þ is the
density of states of the Poly-G and DX2 E; tð Þ is the mean-
square spreading of the wave packet. With this quantity, the
charge carrier mobility can be estimated as l(E)¼r(E)/
q*Qc(E), where QC is the 2D charge density in the graphene.
It should be noted that we assume the carrier mobility is not
limited by the substrate, that is, we do not consider additional
scattering due to charge traps or surface phonons in the insula-
tor that could further degrade the carrier mobility.25 Thus, our
results represent an upper bound on the performance metrics
of the GFETs that we are studying.
In this work, we focus on a dual-gate GFET as the one
depicted in Fig. 1. This transistor is based on a metal/oxide/
Poly-G/oxide/semiconductor structure where an external elec-
tric field modulates the mobile carrier density in the Poly-G
layer. The electrostatics of this dual gate structure can be
understood with an application of Gauss law
Qc ¼ Ct Vgs  Vc
 þ Cb Vbs  Vc ; (1)
where Qc¼ q(p-n) is the net mobile charge density in the
graphene channel, Ct and Cb are the geometrical top and bot-
tom oxide capacitances, and Vgs* and Vbs* are the effective
top and bottom gate-source voltages, respectively. Here,
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Vgs*¼Vgs-Vgs0 and Vbs*¼Vbs-Vbs0, where Vgs0 and Vbs0
are quantities that comprise the work function differences
between each gate and the graphene channel, charged inter-
face states at the graphene/oxide interfaces, and possible
doping of the graphene. The graphene charge density can be
determined numerically using the procedure
Qc Vcð Þ ¼ q
ð0
1
DOSpG Eð Þf qVc  Eð ÞdE
 q
ð1
0
DOSpG Eð Þf E qVcð ÞdE; (2)
where DOSp-G(E) has been calculated with the procedure
outlined in Ref. 21. The potential Vc represents the voltage
drop across the graphene layer, and is related to the quantum
capacitance Cq of the Poly-G by Cq ¼ dQc=dVc. When the
entire length of the transistor is considered, the effective gate
voltages can be written as Vgs*¼Vgs-Vgs0-V(x) and
Vbs*¼Vbs-Vbs0-V(x), where V(x) (the so-called quasi-Fermi
level) represents the potential along the graphene channel.
The boundary conditions that should be satisfied are
V(0)¼ 0 at the source and V(L)¼Vds at the drain.
To model the drain current, we employ a drift-diffusion
model with the form Ids ¼ WjQc xð Þjv xð Þ, where W is the
gate width, Qc(x) is the free carrier sheet density in the chan-
nel at position x, and v(x) is the carrier drift velocity. The lat-
ter is related to the transverse electric field E as v¼lE, so
no velocity saturation effect has been included in this model.
The low-field carrier mobility l(Qc) is density-dependent
and calculated via the procedure of Ref. 21. After applying
E¼dV(x)/dx, including the above expression for v, and
integrating the resulting equation over the device length, the
source-drain current becomes
Ids ¼ W
L
ðVds
0
ljQcjdV: (3)
In order to calculate Ids, the integral in Eq. (3) is solved using
Vc as the integration variable and subsequently expressing l
and Qc as functions of Vc, based on the mapping given by
Eq. (2). This gives
Ids ¼ W
L
ðVcd
Vcs
l Vcð ÞjQc Vcð Þj dV
dVc
dVc; (4)
where Vc is obtained by self-consistently solving Eqs. (1)
and (2). The channel potential at the source is determined as
Vcs¼Vc(V¼ 0) and the channel potential at the drain is
determined as Vcd¼Vc(V¼Vds). Finally, Eq. (1) allows us
to evaluate the derivative appearing in Eq. (4), namely,
dV
dVc
¼ 1þ CqCtþCb, which should be determined numerically
as a function of the integration variable Vc.
Next, we apply the multi-scale model to the GFET
shown in Fig. 1. It consists of a dual-gate structure with
L¼ 10 lm and W¼ 5 lm. The top and bottom gate insula-
tors are hafnium oxide and silicon oxide with thicknesses of
4 nm and 300 nm, respectively. For the active channel, we
considered poly-G with different average grain sizes together
with the simple PG case, which serves as a convenient refer-
ence for comparison. For this study, we created samples with
three different average grain sizes (average diameter
hdi 13, 18, and 25.5 nm) and uniform grain size distribu-
tions. The atomic structure at the GBs consists predomi-
nantly of five- and seven-member carbon rings and assumes
meandering shapes similar to the experimentally observed
ones. We also created one sample with hdi 18 nm and
“broken” (poorly connected) boundaries (“br-18 nm”). The
quantum capacitance (Cq) of each sample is presented in
Fig. 2(a), which reflects the structure of the DOS, shown in
Fig. 2(b). An enhanced density of zero-energy modes around
the charge neutrality point (CNP) can be observed, which
arises locally from the atomic configurations of the GBs, giv-
ing rise to a finite Cq. A zero Cq would correspond to ideal
gate efficiency, meaning that the gate voltage would have
100% control over the position of the graphene Fermi level.
Away from the CNP, both Cq and the DOS of the analyzed
structures look very similar. For the poorly connected sam-
ple “br-18 nm,” a peak is observed around the CNP because
of a higher density of midgap states, resulting in a negative
differential Cq.
FIG. 1. (a) Schematic of the dual-gate GFET, consisting of a poly-G channel on top of an insulator layer, which is grown on a heavily-doped Si wafer acting
as the back gate. An artistic view of the patchwork of coalescing graphene grains of varying lattice orientations and size is shown in (b). The source and drain
electrodes contact the poly-G channel from the top and are assumed to be ohmic. The source is grounded and considered the reference potential in the device.
The electrostatic modulation of the carrier concentration in graphene is achieved via a top-gate stack consisting of the gate dielectric and the gate metal.
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Fig. 3(a) shows the transfer characteristics of the GFET
under consideration for different grain sizes. The low-field
carrier mobility was calculated from the Kubo-Greenwood
conductivity as l(E)¼ r(E)/q*Qc(E), and has been plotted as
a function of Qc in Fig. 3(b). The mobility corresponding to a
grain size of 1lm was estimated from the mobility at 25.5 nm
with a simple scaling law,21l1lm(Qc)¼ (1lm/25.5 nm) *
l25.5 nm(Qc). The resulting I-V characteristics exhibit the
expected V-like shape with an ON-OFF current ratio in the
range of 2–4, and one can see that the source-drain current is
proportional to the average grain size. This is due to the scal-
ing of the mobility with grain size, as shown in Fig. 3(b). In
Fig. 3(c), we plot the transconductance of the GFET, defined
as gm¼ dIds/dVgs, which is a key parameter in determining
the transistor voltage gain or the maximum operation fre-
quency. It appears that small grain sizes are detrimental to this
factor. The reason behind such a degradation is the combina-
tion of two factors as the grain size is reduced: (a) an increase
in Cq at low carrier densities (Fig. 2(a)), which is related with
the increase in the DOS near the CNP (Fig. 2(b)) and leads to
reduced gate efficiency; and (b) the reduction of the low-field
carrier mobility (Fig. 3(b)) because of scattering due to the
disordered atomic structure of the GBs. Fig. 3(b) indicates
that the mobility is proportional to the average grain size of
the Poly-G; a higher density of GBs results in more scattering
and a lower mobility. The scattering effect of the GBs has
been further quantified in Ref. 21, which shows the scaling of
the conductivity and the mean free path of the Poly-G for dif-
ferent grain sizes. For example, the sample with 25.5-nm
grains has a mean free path of 10 nm near the Dirac point,
compared with 5 nm for the sample with 13-nm grains.
In Fig. 4(a), we plot the GFET output characteristics for
different grain sizes and gate biases. The output characteristic
exhibits an initial linear region dominated by hole transport
(p-type channel), followed by a weak saturation region. The
onset of saturation (Vsd,sat) happens when the channel
becomes pinched off at the drain side. A further increase in
Vsd drives the transistor towards the second linear region,
characterized by a channel with a mixed p- and n-type behav-
ior. Interestingly, a reduction of the grain size improves the
current saturation, which can be seen in a plot of the output
conductance (Fig. 4(b)), defined as gd¼ dIds/dVds. Here, the
minimum of gd is much flatter and broader for smaller grain
sizes. Both gm and gd determine the intrinsic gain Av¼ gm/gd,
which is a key figure of merit in analog or RF applications.
Our simulations demonstrate that Av is insensitive to the
grain size (Fig. 5), because an increase in gm is almost exactly
compensated by a similar increase in gd. This suggests that
polycrystallinity is not a limiting factor in analog/RF devices
whose performance depends on the intrinsic gain. However,
there are other performance metrics, such as the intrinsic cut-
off (fT) and maximum frequencies (fmax), which are severely
degraded by the presence of GBs. To demonstrate this, we
have calculated both fT and fmax for the device under consid-
eration, but assuming a channel length of 100 nm. The cutoff
frequency is given by fT  gm=2pCgs, where Cgs is the gate-
to-source capacitance.12 Given that the geometrical capaci-
tance Ct is much smaller than the quantum capacitance Cq,
CgsffiCt. The maximum frequency is given by
fmax  gm=ð4pCgs
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
gd RS þ RGð Þ
p Þ, where RS and RG are the
source and gate resistances, respectively.12 Here, we have
assumed state of the art values, such as26 RS100 X lm and
FIG. 2. Quantum capacitance (a) and density of states (b) of polycrystalline
graphene considering different average grain sizes. The PG case has also
been plotted for the sake of comparison.
FIG. 3. Transfer characteristics (a) and
transconductance (c) of the graphene
field-effect transistor considering dif-
ferent samples of polycrystalline gra-
phene as the active channel. (b)
Estimated low-field carrier mobility as
a function of the carrier density for
each of the samples.
FIG. 4. Output characteristics (a) and output conductance (b) of the gra-
phene field-effect transistor considering different samples of polycrystalline
graphene as the active channel.
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RG6 X. As shown in Fig. 6, fmax and fT are degraded by one
and two orders of magnitude, respectively, when the average
grain size decreases from 1lm to 25 nm.
Realistic GFETs are limited in performance by interac-
tion with the substrate and top gates. Comparing with the
extracted mobility from some reported state-of-the-art devi-
ces,27 our calculations, which represent the limiting case of
uncovered graphene, overestimate the mobility of these devi-
ces by 10. As a consequence, gm, gd, and fT should be
reduced by that amount when considering substrate and top
gate effects. Meanwhile, Av is expected to remain constant
and fmax is expected to be reduced by 3. The mentioned
10 factor of mobility reduction could be made significantly
smaller by using an appropriate substrate, such as
diamond-like carbon25 (DLC), which helps to minimize
interaction with the substrate.
In conclusion, we have developed a drift-diffusion trans-
port model for the GFET, based on a detailed description of
electronic transport in poly-G. This model allows us to deter-
mine how a graphene sample’s polycrystallinity alters the
electronic transport in GFETs, enabling the prediction and
optimization of various figures of merit for these devices.
We have found that the presence of GBs produces a severe
degradation of both the maximum frequency and the cutoff
frequency, while the intrinsic gain remains insensitive to the
presence of GBs. Overall, polycrystallinity is predicted to be
an undesirable trait in GFETs targeting analog or RF
applications.
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